See the original 2018 post

https://news.ycombinator.com/item?id=17852876

> implemented in Verilog from scratch in one night

Cool, but the "night" actually started in 2018 and lasted over seven years and 384 commits so far ;-)